## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Sion C. Quinlan and Tim J. Bales

Attorney Docket No.: 30022/US/3

Filed

: Concurrently herewith

Customer No.

: 27,076

Title

: SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY

ISOLATING MODULES

## INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicant wishes to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449 (copies of the cited references, as required under 37 C.F.R. § 1.98, are enclosed). Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicant's duty to disclose all information he is aware of which is believed relevant to the examination of the above-identified application, applicant believes that his invention is patentable.

Please acknowledge receipt of this Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted, DORSEY & WHITNEY LLP

Steven H. Arterberry Registration No. 46,314

SHA:tlm Enclosures:

Postcard

Form PTO-1449

Cited References (36)

1420 Fifth Avenue, Suite 3400

Seattle, WA 98101

Telephone (206) 903-8800

Facsimile (206) 903-8820

h:\ip\documents\clients\micron technology\30000\30022us3\30022us3 ids with app filing.doc

Express Mail Label: EL990358685US APPLICATION NO. ATTY. DOCKET NO. U.S. DEPARTMENT OF COMMERCE FORM PTO-1449 Not Yet Assigned PATENT AND TRADEMARK OFFICE 30022/US/3 (REV.7-80) APPLICANT(S) Sion C. Quinlan and Tim J. Bales INFORMATION DISCLOSURE STATEMENT GROUP ART UNIT FILING DATE (Use several sheets if necessary) not yet assigned Concurrently herewith U.S. PATENT DOCUMENTS FILING DATE CLASS SUBCLASS NAME DATE DOCUMENT NUMBER \*EXAMINER IF APPROPRIATE INITIAL 620 439 Weidler 11-02-99 5,975,958 24 333 Hill 02-08-00 6,023,202 AΒ 439 620 Vadlakonda 08-29-00 6,109,971 AC 564 327 Yaklin et al. 09-26-00 6,124,756 AD 344 327 11-14-00 Yaklin ΑE 6,147,542 382 327 Yaklin et al. 06-19-01 ΑF 6,249,171 B1 300 713 Aleshi 02/01/00 AG 6,021,499 FOREIGN PATENT DOCUMENTS TRANSLATION SUBCLASS CLASS COUNTRY DATE DOCUMENT NUMBER NO WO 08/03/00 AΗ 00/45420 EP 10/15/97 0 801 468 A2 ΑI OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) Al-sarawi, Said F., "Wire Bonded Stacked Chips," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node35," January 25, 2002, pp. 1-2 Al-sarawi, Said F., "Blind Castellation Interconnection," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node44," January 25, 2002, Al-sarawi, Said F., "Silicon Efficiency," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node20," January 25, 2002, pp. 1-2 Al-sarawi, Said F., "Delay," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node22," January 25, 2002, p. 1 Al-sarawi, Said F., "Noise," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node23," January 25, 2002,

Express Mail Label: EL990358685US

FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 30022/US/3	Not Yet Assigned				
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)			APPLICANT(S) Sion C. Quinlan and Tim J. Bales  GROUP ART UNIT					
			FILING DATE  Concurrently herewith	not yet assigned				
 	$-\tau$	Al-sarawi, Said F., "Power Consumptio	n." Centre for High Perform	ance Integrated				
	AO	The standard and Systems (CHIPTEC)	n wedshe					
	http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node24, January 23,							
		p. 1 Al-sarawi, Said F., "Speed," Centre for	High Performance Integrate	d Technologies and Systems				
	AP	(GIIIDTEC) Monch 1007 obtained from Website						
·		"http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node23, January 23, 2002,						
	-	p. 1 Al-sarawi, Said F., "Interconnect Capac	city," Centre for High Perfor	mance Integrated				
	AQ	Land 1 and 2 systems (CHIPTEC) March 1997, obtained from website						
		"http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node26," January 25, 2002,						
	<u> </u>	pp. 1-2	anacity Retween Packaging	Levels," Centre for High				
	AR	Al-sarawi, Said F., "Interconnection Capacity Between Packaging Levels," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from						
	AK	website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node27," January 25,						
		2002 m 1						
	}	Al-sarawi, Said F., "Stacked Tape Carr	) March 1997, obtained fro	m website				
	AS	Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node30," January 25, 2002,						
		1 1						
		Al-sarawi, Said F., "Solder Edge Cond	ductors," Centre for High Pe	rformance integrated				
	AT	Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node31," January 25, 2002,						
	+	A1 Coid E "Thin Film Condu	ctors on Face-of-a-Cube," C	entre for High Performance				
	AU	Integrated Technologies and Systems	(CHIPTEC), March, 1997, C	node32." January 25, 2002,				
		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node32," January 25, 2002,						
	+-	pp. 1-2 Al-sarawi, Said F., "An Interconnection	on Substrate Soldered to the	Cube Face," Centre for High				
	AV	D. C Integrated Technologies	and Systems (CHIPTEC), N	Tarch, 1997, obtained from				
	Ì	website http://www.eleceng.adelaide.	edu.au/Personal/alsarawi/Pa	ckaging/node55, fandary 25,				
	+-	2002, pp. 1-2 Al-sarawi, Said F., "Folded Flex Circ	uits." Centre for High Perfor	rmance Integrated				
	AV	Trahmalaging and Systems (CHIPTE)	7) March, 1997, obtained if	om wedsite				
		http://www.eleceng.adelaide.edu.au/F	Personal/alsarawi/Packaging,	node34," January 25, 2002,				
		p. 1 Al-sarawi, Said F., "Area Interconnection	ntion Retween Stacked ICs "	Centre for High Performance				
	A	Interested Technologies and Systems	(CHIPTEC), March, 199/,	obtained from website				
		Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node36," January 25, 2002,						
		h 1						
		Al-sarawi, Said F., "Flip-chip Bonder	d Stacked Chips Without Sp	March, 1997, obtained from				
		Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node37," January 25,						
		2002, p. 1						
		1						

Express Mail Label: EL990358685US

ORM PTO-1449 REV.7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	30022/US/3	APPLICATION NO. Not Yet Assigned		
INFORM	IATION DISCLOSURE STATEMENT	APPLICANT(S) Sion C. Quinlan and Tim J. Bales			
INFORM	(Use several sheets if necessary)	FILING DATE Concurrently herewith	not yet assigned		
	Al-sarawi, Said F., "Flip-chip Bonded S	tacked Chips With Spacers	"Centre for High		
AZ	Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node38," January 2: 2002, p. 1				
ВА	Al-sarawi, Said F., "Microbridge Springs and Thermomigration Vias," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node39," January 25, 2002, p. 1				
ВВ	Agere Systems – About 1394, "1394 – The High-Speed Serial Interface for All the Right Reasons/1394 Driver Support," obtained from website http://www.agree.com/1394/about.html,"				
ВС	Press Release Tuesday October 17, 2000, "Lucent Technologies introduces low-power IEEE- 1394A chip for high-speed connection between PCs and consumer electronic devices," obtaine from website http://www.lucent.com/press/1000/001017.mea.html," January 25, 2002, pp. 1-3  1394 Trade Association: Technology, "1394 Technology," obtained from website http://www.1394ta.org/Technology/," January 25, 2002, p. 1  1394 Trade Association: Technology, "An Introduction to the Instrument and Industrial Control Protocol," obtained at website http://www.1394ta.org/Download/Technology/iicpPaper2.pdf," January 25, 2002, 6 pages				
ВІ					
ВІ					
В	b.pdf", March 13, 2002, pp. 1-4  McMunn, Lee James, "The Physical Layer," obtained at website  "http://www.awstevenson.demon.co.uk/SYSNOTES/physic.htm," March 12, 2002, pp. 1-2				
В					
В	Willis, P. J., "Communication Protocols," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/chapter2_6.html," Augus				
Willis, P. J., "The OSI Model," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/sections2_p.1			6_1.html," August 17, 2001,		
E	Willis, P. J., "Physical Layer," obtaine "http://www.maths.bath.ac.uk/~pjw/N 2001, p. 1	ed at website IOTES/networks/subsection	2_6_1_1.html," August 17,		
E	Willis, P. J., "Data Link Layer," obtained at website  Willis, P. J., "Data Link Layer," obtained at website  17. Willis, P. J., "Data Link Layer," obtained at website  18. Willis, P. J., "Data Link Layer," obtained at website  19. Willis, P. Willis,				
I	Willis, P. J., "Network Layer," obtain "http://www.maths.bath.ac.uk/~pjw/N 2001, p.1	NOTES/networks/subsection	2_6_1_3.html," August 17,		
1	Willis, P. J., "The Physical Layer," of "http://www.maths.bath.ac.uk/~pjw/Npp. 1-2	NOTES/networks/section2_	7_1.html," August 17, 2001,		
	Willis, P. J., "The Datalink Layer," of "http://www.maths.bath.ac.uk/~pjw/Npp. 1-2	btained at website NOTES/networks/section2_	7_2.html," August 17, 2001,		

Sheet 4 of 4

Express Mail Label: EL990358685US

FORM PTO-1449 (REV.7-80)	PTO-1449  U.S. DEPARTMENT OF COMMERCE  PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. 30022/US/3	APPLICATION NO. Not Yet Assigned		
	DM.	ATION DISCLOSURE STATEMENT	APPLICANT(S) Sion C. Quinlan and Tim J. Bales			
(Use several sheets if necessary)			FILING DATE Concurrently herewith	not yet assigned		
	во	Embedded Systems Programming, "Fundamentals of Firewire," obtained at website "http://www.embedded.com/1999/9906/9906feat2.htm," August 28, 2001, pp. 1-14  Microprocessor and Microcomputer Standards Committee of the IEEE Computer Society, "P1394a Draft Standard for a High Performance Serial Bus (Supplement)," The Institute of Electrical and Electronics Engineers, Inc., June 30, 1999, pp.1-27  Lucent Technologies, Inc., "IEEE 1394 Isolation," Application Note, November 1998, obtained the later (Standard System)				
	BP					
	ВQ					
EXAMINER			DATE CONSIDERED			
* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).						

Form P7-27/V1/1/94

H:\IP\Documents\Clients\Micron Technology\30000\30022US3\30022US3 IDS pto-1449 093003.doc